

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

SCHEM, MLB, J45

DVT 8/6/2013

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	BOM Configuration	J15_MLB	10/25/2012
3	BOM Configuration	J15_MLB	10/31/2012
4	PD Parts	J15_MLB	10/31/2012
5	CPU DMI/PEG/FDI/RSVD	J15_REFERENCE	12/18/2012
6	CPU Clock/Misc/JTAG/CFG	J15_REFERENCE	12/18/2012
7	CPU DDR3 Interfaces	J15_REFERENCE	12/18/2012
8	CPU Power	J15_REFERENCE	12/18/2012
9	CPU Ground	J15_REFERENCE	12/18/2012
10	CPU Decoupling	J15_REFERENCE	12/18/2012
11	PCH RTC/HDA/JTAG/SATA/CLK	J15_REFERENCE	12/18/2012
12	PCH DMI/FDI/PM/GFX/PCI	J15_REFERENCE	12/18/2012
13	PCH PCI-E/USB	J15_REFERENCE	12/18/2012
14	PCH GPIO/MISC/NCTF	J15_REFERENCE	12/18/2012
15	PCH Power	J15_REFERENCE	12/18/2012
16	PCH Grounds	J15_REFERENCE	12/18/2012
17	PCH DECOUPLING	J15_REFERENCE	12/18/2012
18	CPU & PCH XDP	J15_MLB	10/31/2012
19	Chipset Support	J15_REFERENCE	12/18/2012
20	Project Chipset Support	J15_REFERENCE	01/14/2013
21	CPU Memory S3 Support	J15_REFERENCE	12/18/2012
22	DDR3 VREF MARGINING	J15_MLB	10/31/2012
23	DDR3 SDRAM Bank A (1 OF 2)	J15_MLB	10/31/2012
24	DDR3 SDRAM Bank A (2 OF 2)	J15_MLB	10/31/2012
25	DDR3 SDRAM Bank B (1 OF 2)	J15_MLB	10/31/2012
26	DDR3 SDRAM Bank B (2 OF 2)	J15_MLB	10/31/2012
27	DDR3 Termination	J15_MLB	10/31/2012
28	Thunderbolt Host (1 of 2)	T29_ER	01/14/2013
29	Thunderbolt Host (2 of 2)	T29_ER	01/14/2013
30	Thunderbolt Mobile Support	T29_ER	01/14/2013
31	Thunderbolt Connector A	J15_REFERENCE	12/18/2012
32	Thunderbolt Connector B	J15_REFERENCE	12/18/2012
33	DDC Crossbar	J15_REFERENCE	11/16/2012
34	X29C CONNECTOR	J15_MLB	10/31/2012
35	SSD Connector	CLEAN_MLB_KEPLER	06/08/2013
36	Camera 1 of 2	CLEAN_MLB_KEPLER	06/13/2013
37	Camera 2 of 2	CLEAN_MLB_KEPLER	06/13/2013
38	USB 3.0 CONNECTORS	J15_MLB	10/31/2012
39	KEYBOARD/TRACKPAD (1 OF 2)	CHANG_J45	03/15/2013
40	KEYBOARD/TRACKPAD (2 OF 2)	CHANG_J45	03/15/2013
41	SMC	CHANG_J45	03/15/2013


Page	Contents	Sync	Date
42	SMC Shared Support	CHANG_J45	11/12/2012
43	SMC Project Support	CHANG_J45	03/15/2013
44	SMBus Connections	CHANG_J45	11/26/2012
45	High Side Voltage and Current Sensing	CHANG_J45	12/21/2012
46	Load Side Voltage and Current Sensing	CHANG_J45	03/15/2013
47	Debug Sensors	CHANG_J45	12/21/2012
48	Thermal Sensors	CHANG_J45	11/26/2012
49	Fan Connectors	J15_MLB	10/31/2012
50	SPI ROM / LPC+SPI Conn.	J15_MLB	10/31/2012
51	AUDIO:CODEC, ANALOG	JOE_J45	07/30/2013
52	AUDIO:CODEC, DIGITAL	JOE_J45	07/30/2013
53	AUDIO: SPEAKER AMP	JOE_J45	07/30/2013
54	AUDIO: JACK	JOE_J45	07/30/2013
55	AUDIO: JACK TRANSLATORS	JOE_J45	07/30/2013
56	DC-In & Battery Connectors	J15_MLB	10/31/2012
57	PBus Supply & Battery Charger	J15_MLB	10/31/2012
58	CPU VR12.5 VCC Regulator IC	J15_MLB	10/31/2012
59	CPU VR12.5 VCC Power Stage	J15_MLB	10/31/2012
60	1.35V DDR3L SUPPLY	J15_MLB	10/31/2012
61	5V / 3.3V Power Supply	J15_MLB	10/31/2012
62	1V05V POWER SUPPLY	J15_MLB	10/31/2012
63	LCD/KBD Backlight Driver	CLEAN_MLB_KEPLE	06/13/2013
64	Misc Power Supplies	J15_MLB	10/31/2012
65	Power FETs	J15_MLB	10/31/2012
66	Power Control 1/ENABLE	CHANG_J45	03/15/2013
67	eDP Display Connector	J15_MLB	10/31/2012
68	RIO Connectors	J15_MLB	10/31/2012
69	Power Aliases	J15_MLB	10/31/2012
70	Signal Aliases	J15_MLB	10/31/2012
71	Functional Test Points	J15_MLB	10/31/2012
72	NC & No Test	J15_MLB	10/31/2012
73	PCB Rule Definitions	SIDLE_J45	12/10/2012
74	CPU Constraints	SIDLE_J45	12/10/2012
75	PCH Constraints 1	SIDLE_J45	12/10/2012
76	PCH Constraints 2	SIDLE_J45	12/10/2012
77	Memory Constraints	SIDLE_J45	12/10/2012
78	Thunderbolt Constraints	SIDLE_J45	12/10/2012
79	Camera Constraints	SIDLE_J45	12/10/2012
80	SMC Constraints	SIDLE_J45	12/10/2012
81	Project Specific Constraints	SIDLE_J45	12/10/2012

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-0456	1	SCHEM,MLB,J45	SCH	CRITICAL	
820-3662	1	PCBF,MLB,J45	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=ABBREV
LAST_MODIFIED=Tue Aug 6 17:09:28 2013


DRAWING TITLE			
<PART_DESCRIPTION>			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	1 OF 118
		SHEET	1 OF 81


Bar Code Labels / EEEE #'s

Programmables - All builds

SMCEFI ROM

Alternate Parts

SYMC MASTER-J15 MLE		SYMC DATE-10/31/2012	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH <BRANCH> PAGE 3 OF 118 SHEET 3 OF 81	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
725-1807	1	INSULATOR, REAR, MLB, J45	REAR_INSULATOR	CRITICAL	
725-1877	1	INSULATOR, CPU, J45	CPU_INSULATOR	CRITICAL	
725-1787	1	INSULATOR, PCH, J15	PCH_INSULATOR	CRITICAL	
806-6193	2	CAN COVER, mDP	CAN_COVER1, CAN_COVER2	CRITICAL	
946-3819	1	D2 MLB DYMAX ADHESIVE SEE-CURE 29993-SC	EDGE_BOND	CRITICAL	
825-7841	1	LBL, PART CONFIG, BOARDS, D2	CONFIG_LABEL	CRITICAL	
806-9391	1	SHIELD CAN, USB, J45	SH0450	CRITICAL	

SYNC MASTER=J15 MLB

SYNC DATE=10/31/2012

PD Parts

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


4 OF 118


SHEET

4 OF 81










CPU VCORE Decoupling

Intel recommendation: 4x 470uF 4mOhm (3 CPU-side, 1 opposite), 20x 22uF 0805 (10 CPU-side, 10 opposite near edge, 4x 10uF 0603 (2 CPU-side, 2 opposite), 20x 1uF 0402 (under CPU)
Apple Implementation: 8x 210uF(2x nostuff) 6mOhm, 44x 10uF 0402, 4x 10uF 0402, 20x 1uF 0402

PLACEMENT_NOTE (C1000-C1019):

Place on bottom side of U0500




NO STUFF NO STUFF NO STUFF

PLACEMENT_NOTE (C1020-C1023):

CAPS for Acoustic control (C109A-C102D)


Place near U0500 on bottom side



NO STUFF NO STUFF NO STUFF


PLACEMENT_NOTE (C1024-C1045):

Place near inductors on bottom side.




PLACEMENT_NOTE (C1046-C1067):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1068-C1076):

CAPS for Acoustic control (C102E-C103F)




CPU VDDQ Decoupling

Intel recommendation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 2x 330uF, 8x 10uF 0603, 10x 1uF 0402


PLACEMENT_NOTE (C1080-C1089):

Place on bottom side of U0800




PLACEMENT_NOTE (C1090-C1097):

Place near U0500 on bottom side




PLACEMENT_NOTE (C1098-C1099):




CPU VCCIO Decoupling

Intel recommendation: 2x 0.01uF 0402 (1 near CPU, 1 near SVID pull-ups)
Apple Implementation: 2x 0.01uF 0402 (second cap is on CPU VR page)





NOTE: Intel decoupling recommendations from Shark Bay Mobile Platform Power Delivery Design Guide (doc #487822, Rev 0.8 dated January 2012), Section 5.

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
CPU Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	10 OF 118
		SHEET	10 OF 81
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			












PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0022	1	RES,FF,0 OHM,(020OHM MAX),2A,0603	L1790		

SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
PCH DECOUPLING			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	17 OF 118
		SHEET	17 OF 81






PCH Reset Button




PCH PWROK Generation



NOTE: ALL_SYS_PWRGD must remain low until at least 5ms after all rails are valid.


PCH 33MHz Clocks



System RTC Power Source & 32kHz / 25MHz Clock Generator


VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Camera power rail for XTAL circuit.
VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.

NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.



PCH ME Disable Strap


PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.



PAGE TITLE		PAGE TITLE	
Chipset Support		Chipset Support	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	




RIO SD Card Reader Support




Flexible I/O Aliases

SD Card Reader is always USB3 in this implementation.




Flexible I/O Configuration Strap

Must pull signal correctly even if always USB or PCIe




LCD HPD Inverter




HDMI HPD pull-down




Platform Reset Connections



RAM Configuration Straps




GPIO Glitch Prevention




GS3 Connector Support

DEVSLP not supported on LPT-H




Redwood Ridge Support


RR output is open-drain, no isolation necessary



Redwood Ridge JTAG Isolation

TBTLC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH
U2060 supports I/O's powered when VCC=0V



SYNC MASTER=J15 REFERENCE		SYNC DATE=01/14/2013	
PAGE TITLE			
Project Chipset Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE FORSOWNER AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	20 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


CPUVDDQ_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L

MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L

MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




MEM S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	CPUVDDQ_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=J15 REFERENCE

SYNC DATE=12/18/2012

CPU Memory S3 Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

21 OF 118

SHEET

21 OF 81



SYNC MASTER=J15 MLB

SYNC DATE=10/31/2012

DDR3 SDRAM Bank A (1 OF 2)

Apple Inc.

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED


PAGE


23 OF 118


SHEET


23 OF 81



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
DDR3 SDRAM Bank A (2 OF 2)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	24 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	24 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
DDR3 SDRAM Bank B (1 OF 2)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	25 OF 118
		SHEET	25 OF 81



<http://sualaptop365.edu.vn>

SYNC MASTER=J15 MLB

SYNC DATE=10/31/2012

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

26 OF 118

SHEET


26 OF 81


D


C

B

A







EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).


SYNC MASTER=T29 RR		SYNC DATE=01/14/2013	
PAGE TITLE		Thunderbolt Host (2 of 2)	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	29 OF 118
		SHEET	29 OF 81




Page Notes


Power aliases required by this page:
- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)


Thunderbolt 15V Boost Regulator



BATLOW# Isolation




SYNC MASTER=T29_RR		SYNC DATE=01/14/2013		
PAGE TITLE				
Thunderbolt Mobile Support				
 Apple Inc.	DRAWING NUMBER		SIZE	
	<SCH_NUM>		D	
	REVISION		<E4LABEL>	
	BRANCH		<BRANCH>	
PAGE				
30 OF 118				
SHEET				
30 OF 81				
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				





3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3310,R3313		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3311,R3314		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)

Thunderbolt Connector B



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


SYNC MASTER=J15 REFERENCE		SYNC DATE=12/18/2012	
PAGE TITLE			
Thunderbolt Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	33 OF 118
		SHEET	32 OF 81

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED





DDC Crossbar

Only necessary on dual-port hosts.
On single-port hosts alias TBTPA_DDC to TBTSNK0_DDC.
NEVER SEND AUXCH THROUGH CROSSBAR!



Second TBT Port HV Boost Enable




SYNC MASTER=J15 REFERENCE		SYNC DATE=11/16/2012	
PAGE TITLE			
DDC Crossbar			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	<E4LABEL>		
	BRANCH		
	<BRANCH>		
		PAGE	34 OF 118
		SHEET	33 OF 81




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	4	RES, 00HM, 0201	L3570,L3571,L3573,L3574		


3.3V WLAN Switch


Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max



X29C CONNECTOR	
Apple Inc.	DRAWING NUMBER <SCH_NUM> SIZE D
NOTICE OF PROPRIETARY PROPERTY:	REVISION <E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	BRANCH <BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	PAGE 35 OF 118
II NOT TO REPRODUCE OR COPY IT	SHEET 34 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	



SYNC MASTER=CLEAN MLB KEPLER		SYNC DATE=06/08/2013	
PAGE TITLE			
SSD Connector			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		37	OF 118
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		35	OF 81







D
C
B
A

D
C
B
A

USB Port Power Switch


Left USB Port A




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
USB 3.0 CONNECTORS			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	46 OF 118
		SHEET	38 OF 81



Keyboard Backlight Connector



SYNC_MASTER=CHANG_J45		SYNC_DATE=03/15/2013	
PAGE TITLE			
KEYBOARD/TRACKPAD (2 OF 2)			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	<BRANCH>		
	PAGE		
	49 OF 118		
	SHEET		
	40 OF 81		


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D


C

B

A



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




D

C

B

A

SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
PAGE TITLE			
SMC			
		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		<BRANCH>	
		PAGE	
		50 OF 118	
		SHEET	
		41 OF 81	

A

<http://sualaptop365.edu.vn>

D

C

B

A

D


C

B

A


57	56	43	42	41	SMC_BC_ACOK	==	SMC_BC_ACOK	41	42	43	56	57
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_HISIDE_ISENSE_OC	==	NC_HISIDE_ISENSE_OC	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
46	43	41			SMC_CPUPKG_VSENSE	==	SMC_CPUPKG_VSENSE	41	43	46		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
46	43	41			SMC_CPUPKG_ISENSE	==	SMC_CPUPKG_ISENSE	41	43	46		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_SMC_ADC2	==	NC_SMC_ADC2	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
45	43	41			SMC_DCIN_VSENSE	==	SMC_DCIN_VSENSE	41	43	45		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
45	43	41			SMC_DCIN_ISENSE	==	SMC_DCIN_ISENSE	41	43	45		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
45	43	41			SMC_PBUS_VSENSE	==	SMC_PBUS_VSENSE	41	43	45		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
46	43	41			SMC_SSD_ISENSE	==	SMC_SSD_ISENSE	41	43	46		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
45	43	41			SMC_CHGR_BMON_ISENSE	==	SMC_CHGR_BMON_ISENSE	41	43	45		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
45	43	41			SMC_CPU_HI_ISENSE	==	SMC_CPU_HI_ISENSE	41	43	45		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
45	43	41			SMC_OTHER3V3_HI_ISENSE	==	SMC_OTHER3V3_HI_ISENSE	41	43	45		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
46	43	41			SMC_PLV35MEM_ISENSE	==	SMC_PLV35MEM_ISENSE	41	43	46		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
47	43	41			SMC_CPUDDR_ISENSE	==	SMC_CPUDDR_ISENSE	41	43	47		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
47	43	41			SMC_LCDPANEL_ISENSE	==	SMC_LCDPANEL_ISENSE	41	43	47		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
45	43	41			SMC_OTHER5V_HI_ISENSE	==	SMC_OTHER5V_HI_ISENSE	41	43	45		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_SMC_ADC14	==	NC_SMC_ADC14	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_SMC_ADC15	==	NC_SMC_ADC15	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_SMC_ADC16	==	NC_SMC_ADC16	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
47	43	41			SMC_LCDBKLT_ISENSE	==	SMC_LCDBKLT_ISENSE	41	43	47		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_SMC_ADC18	==	NC_SMC_ADC18	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_SMC_ADC19	==	NC_SMC_ADC19	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
47	43	41			SMC_S2_ISENSE	==	SMC_S2_ISENSE	41	43	47		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_SMC_ADC21	==	NC_SMC_ADC21	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
47	43	41			SMC_X29_ISENSE	==	SMC_X29_ISENSE	41	43	47		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
46	43	41			SMC_TBT_ISENSE	==	SMC_TBT_ISENSE	41	43	46		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_SMBUS_SMC_4_ASF_SCL	==	NC_SMBUS_SMC_4_ASF_SCL	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_SMBUS_SMC_4_ASF_SDA	==	NC_SMBUS_SMC_4_ASF_SDA	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
80	43	41			NC_SMBUS_SMC_3_SCL	==	NC_SMBUS_SMC_3_SCL	41	43	80		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
80	43	41			NC_SMBUS_SMC_3_SDA	==	NC_SMBUS_SMC_3_SDA	41	43	80		
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	41				NC_BDV_BKL_PWM	==	NC_BDV_BKL_PWM	41	43			
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
43	42	41	28	20	SMC_PME_S4_DARK_L	==	SMC_PME_S4_DARK_L	20	28	41	42	43
					MAKE_BASE=TRUE		MAKE_BASE=TRUE					
							SMC_PME_S4_DARK_L					

Spare S4 IRQ





Hall Effect pads


APN: 998-3029
OMIT_TABLE
J5250
HALL-SENSOR-MLB-PADS-K99




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5250	CRITICAL	




PAGE TITLE	
SMC Project Support	
Apple Inc.	DRAWING NUMBER <SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 52 OF 118 SHEET 43 OF 81




SYNC MASTER=CHANG J45		SYNC DATE=11/26/2012	
PAGE TITLE			
SMBus Connections			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	53 OF 118
		SHEET	44 OF 81


DC-In Voltage Sense Enable & Filter




PBUS Voltage Sense Enable & Filter




COMPUTING High Side Current Sense / Filter




OTHERS (5V) High Side Current Sense / Filter




OTHERS (3.3V) High Side Current Sense / Filter




CHARGER BMON HIGH SIDE (BATTERY DISCHARGE) CURRENT SENSE & FILTER



DC-IN (AMON) Current Sense Filter



SYNC MASTER=CHANG J45		SYNC DATE=12/21/2012	
PAGE TITLE			
High Side Voltage and Current Sensing			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 118
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	45 OF 81
IV ALL RIGHTS RESERVED			



D

C

B

A


D

C


B

A


SSD CURRENT SENSE



TBT Router CURRENT SENSE




CPU PKG Load Side Current Sense / Filter





Individual Sense R is 0.75mOhm
EDP: 95A TDP: 45A
(Effective Sense R is 0.25mOhm due to summing of the 3 phases)


DDR3 1.35V DRAM ONLY CURRENT SENSE / FILTER



CPU Vcore Voltage Sense / Filter



SYNC MASTER=CHANG J45		SYNC DATE=03/15/2013	
PAGE TITLE			
Load Side Voltage and Current Sensing			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		55 OF 118	
		SHEET	
		46 OF 81	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	7	RES,MTL FILM,100K,5,1/20W,0201,SMD,LF	CH081,CH083,CH080,CH081,CH083,CH080		SENSOR_NONPROD:N

SYNC MASTER=CHANG J45

SYNC DATE=12/21/2012

Debug Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE



56 OF 118


SHEET


47 OF 81


<http://sualaptop365.edu.vn>








SYNC_MASTER=J15_MLB		SYNC_DATE=10/31/2012		A
PAGE TITLE				
Fan Connectors				
 Apple Inc.		DRAWING NUMBER		SIZE
		<SCH_NUM>		D
		REVISION		
		<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.				
THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
		BRANCH		
		<BRANCH>		
		PAGE		
		60 OF 118		
		SHEET		
		49 OF 81		



SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE		AUDIO:CODEC, ANALOG	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 118
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	51 OF 81
IV ALL RIGHTS RESERVED			


AUDIO CODEC, DIGITAL BLOCKS APPLE P/N 353S4080







SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO:CODEC, DIGITAL			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
		<E4LABEL>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	63 OF 118
		SHEET	52 OF 81




4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ





SYNC MASTER=JOE J45		SYNC DATE=07/30/2013	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	SIZE
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	64 OF 118
		SHEET	53 OF 81





MagSafe DC Power Jack






SYNC MASTER=J15 MLB

SYNC DATE=10/31/2012

PAGE TITLE

PBus Supply & Battery Charger



Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

71 OF 118

SHEET

57 OF 81

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


CA




Vout = 1.85V max
95A max output
f = 450 kHz

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	59 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNCH MASTER=J15 MLB		SYNCH DATE=10/31/2012	
PAGE TITLE			
1.35V DDR3L SUPPLY			
	Apple Inc.		DRAWING NUMBER <SCH_NUM>
			REVISION <E4LABEL>
			BRANCH <BRANCH>
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
		PAGE 74 OF 118	
		SHEET 60 OF 81	





Power aliases required by this page:

- =PPV1N_S0_LCDCKLIT	(9-12.6V LCD Backlight Input)
- =PPFV50_S0_BKLTCTRL	(5V Backlight Driver Input)
- =PPFV50_S0_KBDLED	(5V Keyboard Backlight Input)


BOM options provided by this page:

BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
BKLT:PROD - Stuffs 0 ohm series R for production

1 | D


D


1.5V S0 Regulator



1.05V SUS LDO

Lynx Point-H requires JTAG pull-ups to be powered at 1.05V in SUS. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V SUS, which burns 100mW in all S-states.





3.3V S4 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.3 A (EDP)

3.3V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	1.1 A (EDP)

5V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.3 A (EDP)

1.35V S3/S0 FET

Integ. MOSFET	SLG5AP1438V
CHANNEL	N-TYPE
RDS(ON)	9.6 mOhm
LOADING	4.8 A (EDP)

3.3V SUS FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.5 A (EDP)

3.3V S0 SSD FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

5.0V S0 FET

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 MOHM @4.5V
LOADING	2.8 A (EDP)


U8030

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ
@ 2.5V	25.8 mOhm Max

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 118	SHEET	65 OF 81



LCD PANEL INTERFACE (eDP)

LCD Panel HPD & AUX strapping




SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
eDP Display Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		<BRANCH>	
		PAGE	83 OF 118
		SHEET	67 OF 81




D
C
B
A


D
C
B
A


Wire-to-Board (Micro-coax) Connector



Board-to-Board (Flex) Connector



SYNC_MASTER=J15_MLB		SYNC_DATE=10/31/2012	
PAGE TITLE			
RIO Connectors			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		95 OF 118	
SHEET		68 OF 81	



SYNC MASTER=J15 MLB

SYNC DATE=10/31/2012

Power Aliases

Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE

100 OF 118

SHEET

69 OF 81

Display Aliases

71 70 67 12 EDP IG PANEL PWR == EDP IG PANEL PWR 12 67 70 71
MAKE_BASE=TRUE
71 70 63 12 EDP IG BKL ON == EDP IG BKL ON 12 63 70 71
MAKE_BASE=TRUE
70 63 12 EDP IG BKL PWM == EDP IG BKL PWM 12 63 70
MAKE_BASE=TRUE
74 67 5 DP INT ML C P<3..0> == TP DP IG A MLP<3..0>
MAKE_BASE=TRUE
74 67 5 DP INT ML C N<3..0> == TP DP IG A MLN<3..0>
MAKE_BASE=TRUE
74 70 67 5 DP INT AUXCH C P == DP INT AUXCH C P 5 67 70 74
MAKE_BASE=TRUE
74 70 67 5 DP INT AUXCH C N == DP INT AUXCH C N 5 67 70 74
MAKE_BASE=TRUE
70 28 12 DP TBTSNK0 HPD == DP TBTSNK0 HPD 12 28 70
MAKE_BASE=TRUE
74 28 5 DP TBTSNK0 ML C P<3..0> == TP DP IG B MLP<3..0>
MAKE_BASE=TRUE
74 28 5 DP TBTSNK0 ML C N<3..0> == TP DP IG B MLN<3..0>
MAKE_BASE=TRUE
74 70 28 12 DP TBTSNK0 AUXCH C P == DP TBTSNK0 AUXCH C P 12 28 70 74
MAKE_BASE=TRUE
74 70 28 12 DP TBTSNK0 AUXCH C N == DP TBTSNK0 AUXCH C N 12 28 70 74
MAKE_BASE=TRUE
70 33 12 DP TBTSNK0 DDC DATA == DP TBTSNK0 DDC DATA 12 33 70
MAKE_BASE=TRUE
70 33 12 DP TBTSNK0 DDC CLK == DP TBTSNK0 DDC CLK 12 33 70
MAKE_BASE=TRUE
70 28 12 DP TBTSNK1 HPD == DP TBTSNK1 HPD 12 28 70
MAKE_BASE=TRUE
74 28 5 DP TBTSNK1 ML C P<3..0> == TP DP IG C MLP<3..0>
MAKE_BASE=TRUE
74 28 5 DP TBTSNK1 ML C N<3..0> == TP DP IG C MLN<3..0>
MAKE_BASE=TRUE
74 70 28 12 DP TBTSNK1 AUXCH C P == DP TBTSNK1 AUXCH C P 12 28 70 74
MAKE_BASE=TRUE
74 70 28 12 DP TBTSNK1 AUXCH C N == DP TBTSNK1 AUXCH C N 12 28 70 74
MAKE_BASE=TRUE
70 33 12 DP TBTSNK1 DDC DATA == DP TBTSNK1 DDC DATA 12 33 70
MAKE_BASE=TRUE
70 33 12 DP TBTSNK1 DDC CLK == DP TBTSNK1 DDC CLK 12 33 70
MAKE_BASE=TRUE
70 68 20 12 HDMI HPD == HDMI HPD 12 20 68 70
MAKE_BASE=TRUE
74 71 68 HDMI DATA P<0..2> == TP DP IG D MLP<2..0> 5
MAKE_BASE=TRUE
74 71 68 HDMI DATA N<0..2> == TP DP IG D MLN<2..0> 5
MAKE_BASE=TRUE
74 71 70 68 5 HDMI CLK P == HDMI CLK P 5 68 70 71 74
MAKE_BASE=TRUE
74 71 70 68 5 HDMI CLK N == HDMI CLK N 5 68 70 71 74
MAKE_BASE=TRUE
71 70 68 12 HDMI DDC CLK == HDMI DDC CLK 12 68 70 71
MAKE_BASE=TRUE
71 70 68 12 HDMI DDC DATA == HDMI DDC DATA 12 68 70 71
MAKE_BASE=TRUE

CPU signals

70 60 21 MEMVTT EN == MEMVTT EN 21 60 70
MAKE_BASE=TRUE

Thunderbolt Signals Through PEG


74 28 5 PCIE TBT D2R P<3..0> == =PEG D2R P<3..0> 5
MAKE_BASE=TRUE
74 28 5 PCIE TBT D2R N<3..0> == =PEG D2R N<3..0> 5
MAKE_BASE=TRUE
74 28 5 PCIE TBT R2D C P<3..0> == =PEG R2D C P<3..0> 5
MAKE_BASE=TRUE
74 28 5 PCIE TBT R2D C N<3..0> == =PEG R2D C N<3..0> 5
MAKE_BASE=TRUE

Unused PEG Lanes


5 TP PEG D2RP<15..4> == =PEG D2R P<15..4>
MAKE_BASE=TRUE
5 TP PEG D2RN<15..4> == =PEG D2R N<15..4>
MAKE_BASE=TRUE
5 TP PEG R2D CP<15..4> == =PEG R2D C P<15..4>
MAKE_BASE=TRUE
5 TP PEG R2D CN<15..4> == =PEG R2D C N<15..4>
MAKE_BASE=TRUE


Unused signals

12 BT PWRST L
14 MEM_VDD_SEL_1V5_L
14 FW_PWR_EN_PCH
14 WOL_EN
14 FW_PME_L
14 DP_TBT_SEL
11 ENET_MEDIA_SENSE_RDIV
12 AUD_IPHS_SWITCH_EN_PCH
12 AUD_IP_PERIPHERAL_DET
12 AUD_I2C_INT_L
14 TBT_GO2SX_BIDIR
14 DPMUX_UC_IRO
11 PEG_CLKREQ_L
11 ENET_CLKREQ_L
12 ENET_LOW_PWR_PCH
28 HDMITBTMUX_SEL_TBT
12 SDCONN_OC_L



77 74 70 24 23 22 PP0V75 S3 MEM VREFDQ A == 0.675V TRUE PP0V75 S3 MEM VREFDQ A 22 23 24 70 74 77
74 70 26 25 23 PP0V75 S3 MEM VREFDQ B == 0.675V TRUE PP0V75 S3 MEM VREFDQ B 22 25 26 70 74
77 74 70 24 23 22 PP0V75 S3 MEM VREFCA A == 0.675V TRUE PP0V75 S3 MEM VREFCA A 22 23 24 70 74 77
74 70 26 25 22 PP0V75 S3 MEM VREFCA B == 0.675V TRUE PP0V75 S3 MEM VREFCA B 22 25 26 70 74



SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
 NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	102 OF 118
		SHEET	70 OF 81

Functional Test Points

FUNC_TEST	J3501 - airport	
TRUE	AP CLKREQ O L	34
TRUE	AP RESET CONN L	34
TRUE	PCIE AP D2R PI N	34 76
TRUE	PCIE AP D2R PI P	34 76
TRUE	PCIE AP R2D N	34 76
TRUE	PCIE AP R2D P	34 76
TRUE	PCIE CLK100M AP CONN N	34 76
TRUE	PCIE CLK100M AP CONN P	34 76
TRUE	PCIE WAKE L	12 34 36 76
TRUE	PP3V3 S3RS4 BT F	34
TRUE	PP3V3 WLAN	34 42
TRUE	USB BT CONN N	34 75
TRUE	USB BT CONN P	34 75
TRUE	WIFI EVENT L	34 41 42
TRUE	GND	4X

TRUE	J4002 - Camera	
TRUE	MIPI CLK CONN N	37 79
TRUE	MIPI CLK CONN P	37 79
TRUE	CAM SENSOR WAKE L CONN	37
TRUE	MIPI DATA CONN N	37 79
TRUE	MIPI DATA CONN P	37 79
TRUE	SMBUS SMC 0 S0 SDA	37 41 44 48 80
TRUE	SMBUS SMC 0 S0 SCL	37 41 44 48 80
TRUE	I2C CAM SCK	36 37
TRUE	I2C CAM SDA	36 37
TRUE	PP5V S3RS0 ALSCAM F	37
TRUE	GND	

TRUE	J9500 - rio coax	
TRUE	HDMI CLK N	5 68 70 74
TRUE	HDMI CLK P	5 68 70 74
TRUE	HDMI DATA N<0>	68 70 74
TRUE	HDMI DATA N<1>	68 70 74
TRUE	HDMI DATA N<2>	68 70 74
TRUE	HDMI DATA P<0>	68 70 74
TRUE	HDMI DATA P<1>	68 70 74
TRUE	HDMI DATA P<2>	68 70 74

TRUE	USB3 SD D2R N	13 20 68 76
TRUE	USB3 SD D2R P	13 20 68 76
TRUE	USB3 SD R2D C N	13 20 68 76
TRUE	USB3 SD R2D C P	13 20 68 76
TRUE	USB3 EXTB D2R N	13 68 75
TRUE	USB3 EXTB D2R P	13 68 75
TRUE	USB3 EXTB R2D N	68 75
TRUE	USB3 EXTB R2D P	68 75
TRUE	USB EXTB N	13 68 75
TRUE	USB EXTB P	13 68 75
TRUE	GND	19X

TRUE	J9510 - rio flex	
TRUE	SD PWR EN	13 18 68
TRUE	PP1V5R1V35 S0 RIO	68
TRUE	HDMI DDC CLK	12 68 70
TRUE	HDMI DDC DATA	12 68 70
TRUE	HDMI HPD L	
TRUE	SMBUS PCH CLK	13 18 22 44 63 68 76
TRUE	SMBUS PCH DATA	13 18 22 44 63 68 76
TRUE	PM SLP S3 BUF L	51 65 66 68
TRUE	PM SLP S4 L	12 21 34 38 41 66 68
TRUE	PP3V3 S3	3X 13 20 21 22 44 46 47 65 68
TRUE	PP3V3 S4	20 34 39 42 43 46 47 65 66 68
TRUE	PP5V S4	5X 38 51 61 65 66 67 68 69
TRUE	RIO SDCONN STATE CHANGE L	20 68
TRUE	USB EXTB OC L	18 68
TRUE	GND	10X

TRUE	J5150 - hall effect	
TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE	SMC LID R	43
TRUE	GND	

TRUE	J6050 - left fan	
TRUE	FAN LT PWM	49
TRUE	FAN LT TACH	49
TRUE	PP5V S0	3X 18 19 37 49 50 58 59 62 63
TRUE	GND	5X

TRUE	J6060 - right fan	
TRUE	FAN RT PWM	49
TRUE	FAN RT TACH	49
TRUE	PP5V S0	3X 18 19 37 49 50 58 59 62 63
TRUE	GND	5X

FUNC_TEST	J6100 - lpc + spi	
TRUE	LPCPLUS GPIO	14 50
TRUE	LPCPLUS RESET L	20 50 76
TRUE	LPC AD<0>	13 41 50 76
TRUE	LPC AD<1>	13 41 50 76
TRUE	LPC AD<2>	13 41 50 76
TRUE	LPC AD<3>	13 41 50 76
TRUE	LPC CLK33M LPCPLUS	19 50 76
TRUE	LPC FRAME L	13 41 50 76
TRUE	LPC PWRDWN L	12 20 41 50
TRUE	LPC SERIRO	13 41 50
TRUE	PM CLKRUN L	12 41 50
TRUE	PP5V S0	18 19 37 49 50 58 59 62 63 65
TRUE	SMC RESET L	41 42 50 57
TRUE	SMC ROMBOOT	42 50
TRUE	SMC RX L	41 42 50
TRUE	SMC TCK	41 42 50
TRUE	SMC TDI	41 42 50
TRUE	SMC TDO	41 42 50
TRUE	SMC TMS	41 42 50
TRUE	SMC TX L	41 42 50
TRUE	SPIROM USE MLB	14 50
TRUE	SPI ALT CLK	50
TRUE	SPI ALT CS L	50
TRUE	SPI ALT MISO	50
TRUE	SPI ALT MOSI	50
TRUE	TP SMC MD1	50
TRUE	TP SMC TRST L	50
TRUE	GND	2X

TRUE	J4800 - ipd flex	
TRUE	Z2 CS L	39
TRUE	Z2 MOSI	39
TRUE	Z2 MISO	39
TRUE	Z2 SCLK	39
TRUE	Z2 HOST INTN	39
TRUE	Z2 CLKIN	39
TRUE	Z2 KEY ACT L	39
TRUE	PSOC F CS L	39
TRUE	PICKB L	39
TRUE	PSOC MOSI	39
TRUE	PSOC MISO	39
TRUE	PSOC SCLK	39
TRUE	SMBUS SMC 2 S3 SCL	39 41 44 80
TRUE	SMBUS SMC 2 S3 SDA	39 41 44 80
TRUE	SMC LID	39 41 42 43
TRUE	SMC T101 COM 1	
TRUE	PP3V3 S4	20 34 39 42 43 46 47 65 66 68
TRUE	PP5V S5	39 61 65 69 71
TRUE	GND	2X

TRUE	J4813 - keyboard	
TRUE	PP3V3 S4	20 34 39 42 43 46 47 65 66 68
TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE	WS CONTROL KBD	47 48 69 71
TRUE	WS KBD1	39
TRUE	WS KBD10	39
TRUE	WS KBD11	39
TRUE	WS KBD12	39
TRUE	WS KBD13	39
TRUE	WS KBD14	39
TRUE	WS KBD15 CAP	39
TRUE	WS KBD16 NUM	39
TRUE	WS KBD17	39
TRUE	WS KBD18	39
TRUE	WS KBD19	39
TRUE	WS KBD2	39
TRUE	WS KBD20	39
TRUE	WS KBD21	39
TRUE	WS KBD22	39
TRUE	WS KBD23	39
TRUE	WS KBD3	39
TRUE	WS KBD4	39
TRUE	WS KBD5	39
TRUE	WS KBD6	39
TRUE	WS KBD7	39
TRUE	WS KBD8	39
TRUE	WS KBD9	39
TRUE	WS KBD ONOFF L	39
TRUE	WS LEFT OPTION KBD	39
TRUE	WS LEFT SHIFT KBD	39
TRUE	GND	2X

TRUE	J4915 - kbd bklt	
TRUE	KBDBKLT RETURN1	2X 40 63
TRUE	KBDBKLT RETURN2	2X 40 63
TRUE	PPVOUT S0 KBDBKLT	40 63
TRUE	GND	4X

FUNC_TEST	J6701 - audio flex	
TRUE	AUD HP PORT L	51 55
TRUE	AUD HP PORT R	51 55
TRUE	AUD SPDIF OUT JACK	
TRUE	AUD TIPDET INV	
TRUE	AUD TYPEDET	51 55
TRUE	AUD CONN MIC XW	4X
TRUE	CH HS MIC	
TRUE	PP3V3 S0	51 55 57 59 71 81 19 20 29 33
TRUE	AUD CONN SLEEVE XW	4X 54 55
TRUE	US HS MIC	
TRUE	GND	2X GND

TRUE	J6601 - mic	
TRUE	DMIC CLK3	52 55
TRUE	PP3V3 S0	55 56 57 59 71 81
TRUE	DMIC SDA2	55
TRUE	DMIC SDA3	52 55
TRUE	GND	

TRUE	J6602 - L speaker	
TRUE	SPKRCONN L ID	53 55 81
TRUE	SPKRCONN L OUT N	53 55 81
TRUE	SPKRCONN L OUT P	53 55 81
TRUE	SPKRCONN SL OUT N	53 55 81
TRUE	SPKRCONN SL OUT P	53 55 81
TRUE	GND	

TRUE	J6603 - R speaker	
TRUE	SPKRCONN R ID	53 55 81
TRUE	SPKRCONN R OUT N	53 55 81
TRUE	SPKRCONN R OUT P	53 55 81
TRUE	SPKRCONN SR OUT N	53 55 81
TRUE	SPKRCONN SR OUT P	53 55 81
TRUE	GND	

TRUE	J7000 - DC PWR	
TRUE	ADAPTER SENSE	56
TRUE	PP20V DCIN FUSE	2X 16
TRUE	GND	2X

TRUE	J7050 - battery	
TRUE	PPVBAT G3H CONN	8X 16 57
TRUE	SMBUS SMC 5 G3 SCL	41 44 56 57 80
TRUE	SMBUS SMC 5 G3 SDA	41 44 56 57 80
TRUE	SYS DETECT L	56
TRUE	GND	8X

TRUE	J8300 - eDP	
TRUE	DP INT AUX N	67 74
TRUE	DP INT AUX P	67 74
TRUE	DP INT ML N<0>	67 74
TRUE	DP INT ML N<1>	67 74
TRUE	DP INT ML N<2>	67 74
TRUE	DP INT ML N<3>	67 74
TRUE	DP INT ML P<0>	67 74
TRUE	DP INT ML P<1>	67 74
TRUE	DP INT ML P<2>	67 74
TRUE	DP INT ML P<3>	67 74
TRUE	LCD FSS	63 67
TRUE	LCD HPD CONN	67
TRUE	LED RETURN 1	63 67
TRUE	LED RETURN 2	63 67
TRUE	LED RETURN 3	63 67
TRUE	LED RETURN 4	63 67
TRUE	LED RETURN 5	63 67
TRUE	LED RETURN 6	63 67
TRUE	PP5VR3V3 SW LCD	3X 67
TRUE	PPVOUT S0 LCDBKLT	63 67
TRUE	GND	16X

TRUE	Power Rails	
TRUE	PM SLP S3 L	12 21 41 66
TRUE	PPVTT S0 DDR	21 27 60 69
TRUE	PP3V3 S0	51 55 57 59 71 81 19 20 29 33
TRUE	PP3V3 S3	35 44 45 46 47 48 49 51 52 55
TRUE	PP3V3 S5	71 72 20 21 22 44 46 47 65 68 69
TRUE	PP3V3 S5 AVREF SMC	41 42
TRUE	PP3V42 G3H	19 35 38 39 41 42 43 44 50 56
TRUE	PP5V S0	18 19 37 49 50 58 59 62 63 65
TRUE	PP5V S3	21 37 60 65 66 69
TRUE	PP5V S5	39 61 65 69 71
TRUE	PPBUS G3H	30 45 56 57 63 69
TRUE	PPDCIN G3H	56 57 69
TRUE	PPVCC S0 CPU	6 8 10 46 59 69
TRUE	PPVTDDR S3	40 69
TRUE	PP3V3 S0SW SSD	35 46 69
TRUE	PP1V5 S0	55 56 57 59 71 81 19 20 29 33
TRUE	PP1V35 S3	21 22 46 60 65 69

FUNC_TEST	XDP	
TRUE	XDP CPU TCK	6 18 74
TRUE	XDP PCH TCK	11 18
TRUE	XDP CPU TDI	6 18 74
TRUE	XDP CPU TDO	6 18 74
TRUE	XDP CPUPCH TRST L	6 18 74
TRUE	XDP CPU TMS	6 18 74
TRUE	XDP PCH TMS	11 18
TRUE	XDP PCH TDI	11 18
TRUE	XDP PCH TDO	11 18
TRUE	XDP CPU PREQ L	6 18 74
TRUE	XDP CPU PRDY L	6 18 74
TRUE	PM RSMRST L	12 66 76
TRUE	PM PCH PWROK	12 19 76
TRUE	PM SYSRST L	12 19 41 76
TRUE	CPU CFG<3>	6 18 74
TRUE	PP1V05 S0	14 15 17 18 42 62 66 69
TRUE	GND	2X GND

FUNC_TEST	Power Sequence	
TRUE	SMC ONOFF L	39 41 42
TRUE	PM DSW PWRGD	12 41 76
TRUE	ALL SYS PWRGD	18 19 41 58 66
TRUE	PM PCH SYS PWROK	12 18 19 41 76
TRUE	PLT RESET L	12 18 20 21
TRUE	EDP IG PANEL PWR	12 67 70
TRUE	EDP IG BKL ON	12 63 70

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012	
PAGE TITLE			
Functional Test Points			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
104 OF 118		71 OF 81	



NC NO_TESTS

PCH

Thunderbolt

PLACEABLE BEAD-PROBES FOR TBT

NO_TEST		MAKE_BASE		NO_TEST		MAKE_BASE	
72 13	NC USB3 SPARE D2RN	==	TRUE	72 28	NC TBT XTAL25OUT	==	TRUE
72 13	NC USB3 SPARE D2RP	==	TRUE	28 72	NC TBT XTAL25OUT	==	TRUE
72 13	NC USB3 SPARE R2D CN	==	TRUE				
72 13	NC USB3 SPARE R2D CP	==	TRUE				
72 13	NC USB3 EXTC D2RN	==	TRUE				
72 13	NC USB3 EXTC D2RP	==	TRUE				
72 13	NC USB3 EXTC R2D CN	==	TRUE				
72 13	NC USB3 EXTC R2D CP	==	TRUE				
72 13	NC USB3 EXTD D2RN	==	TRUE				
72 13	NC USB3 EXTD D2RP	==	TRUE				
72 13	NC USB3 EXTD R2D CN	==	TRUE				
72 13	NC USB3 EXTD R2D CP	==	TRUE				

72	NC PCIE ENET D2RN	==	TRUE	72	NC PCIE ENET D2RN	==	TRUE
72	NC PCIE ENET D2RP	==	TRUE	72	NC PCIE ENET D2RP	==	TRUE
72	NC PCIE ENET R2D CN	==	TRUE	72	NC PCIE ENET R2D CN	==	TRUE
72	NC PCIE ENET R2D CP	==	TRUE	72	NC PCIE ENET R2D CP	==	TRUE

72 11	NC SATA A D2RN	==	TRUE	11 72 75	NC SATA A D2RN	==	TRUE
72 11	NC SATA A D2RP	==	TRUE	11 72 75	NC SATA A D2RP	==	TRUE
72 11	NC SATA A R2D CN	==	TRUE	11 72 75	NC SATA A R2D CN	==	TRUE
72 11	NC SATA A R2D CP	==	TRUE	11 72 75	NC SATA A R2D CP	==	TRUE
72 11	NC SATA B D2RN	==	TRUE	11 72 75	NC SATA B D2RN	==	TRUE
72 11	NC SATA B D2RP	==	TRUE	11 72 75	NC SATA B D2RP	==	TRUE
72 11	NC SATA B R2D CN	==	TRUE	11 72 75	NC SATA B R2D CN	==	TRUE
72 11	NC SATA B R2D CP	==	TRUE	11 72 75	NC SATA B R2D CP	==	TRUE
72 11	NC SATA ODD D2RN	==	TRUE	11 72 75	NC SATA ODD D2RN	==	TRUE
72 11	NC SATA ODD D2RP	==	TRUE	11 72 75	NC SATA ODD D2RP	==	TRUE
72 11	NC SATA ODD R2D CN	==	TRUE	11 72 75	NC SATA ODD R2D CN	==	TRUE
72 11	NC SATA ODD R2D CP	==	TRUE	11 72 75	NC SATA ODD R2D CP	==	TRUE
72 11	NC SATA D D2RN	==	TRUE	11 72 75	NC SATA D D2RN	==	TRUE
72 11	NC SATA D D2RP	==	TRUE	11 72 75	NC SATA D D2RP	==	TRUE
72 11	NC SATA D R2D CN	==	TRUE	11 72 75	NC SATA D R2D CN	==	TRUE
72 11	NC SATA D R2D CP	==	TRUE	11 72 75	NC SATA D R2D CP	==	TRUE
72 11	NC SATA F D2RN	==	TRUE	11 72 75	NC SATA F D2RN	==	TRUE
72 11	NC SATA F D2RP	==	TRUE	11 72 75	NC SATA F D2RP	==	TRUE
72 11	NC SATA F R2D CN	==	TRUE	11 72 75	NC SATA F R2D CN	==	TRUE
72 11	NC SATA F R2D CP	==	TRUE	11 72 75	NC SATA F R2D CP	==	TRUE

72 13	NC USB EXTCN	==	TRUE	13 72 75	NC USB EXTCN	==	TRUE
72 13	NC USB EXTCP	==	TRUE	13 72 75	NC USB EXTCP	==	TRUE
72 13	NC USB SDN	==	TRUE	13 72 75	NC USB SDN	==	TRUE
72 13	NC USB SDP	==	TRUE	13 72 75	NC USB SDP	==	TRUE
72 13	NC USB WLANN	==	TRUE	13 72 75	NC USB WLANN	==	TRUE
72 13	NC USB WLANP	==	TRUE	13 72 75	NC USB WLANP	==	TRUE
72 13	NC USB 6N	==	TRUE	13 72 75	NC USB 6N	==	TRUE
72 13	NC USB 6P	==	TRUE	13 72 75	NC USB 6P	==	TRUE
72 13	NC USB 7N	==	TRUE	13 72 75	NC USB 7N	==	TRUE
72 13	NC USB 7P	==	TRUE	13 72 75	NC USB 7P	==	TRUE
72 13	NC USB EXTDN	==	TRUE	13 72 75	NC USB EXTDN	==	TRUE
72 13	NC USB EXTDP	==	TRUE	13 72 75	NC USB EXTDP	==	TRUE
72 13	NC USB PSOCN	==	TRUE	13 72 75	NC USB PSOCN	==	TRUE
72 13	NC USB PSOCP	==	TRUE	13 72 75	NC USB PSOCP	==	TRUE
72 13	NC USB IRN	==	TRUE	13 72 75	NC USB IRN	==	TRUE
72 13	NC USB IRP	==	TRUE	13 72 75	NC USB IRP	==	TRUE

74 72 11	NC ITPXDP CLK100MN	==	TRUE	11 72 74	NC ITPXDP CLK100MN	==	TRUE
74 72 11	NC ITPXDP CLK100MP	==	TRUE	11 72 74	NC ITPXDP CLK100MP	==	TRUE
72 12	NC PCI PME L	==	TRUE	12 72	NC PCI PME L	==	TRUE
72 11	NC PCI CLK33M OUT2	==	TRUE	11 72	NC PCI CLK33M OUT2	==	TRUE
72 11	NC PCI CLK33M OUT3	==	TRUE	11 72	NC PCI CLK33M OUT3	==	TRUE
72 11	NC HDA SDIN1	==	TRUE	11 72	NC HDA SDIN1	==	TRUE
72 11	NC HDA SDIN2	==	TRUE	11 72	NC HDA SDIN2	==	TRUE
72 11	NC HDA SDIN3	==	TRUE	11 72	NC HDA SDIN3	==	TRUE
72 13	NC LPC DREQ0 L	==	TRUE	13 72	NC LPC DREQ0 L	==	TRUE
72 13	NC CLINK CLK	==	TRUE	13 72	NC CLINK CLK	==	TRUE
72 13	NC CLINK DATA	==	TRUE	13 72	NC CLINK DATA	==	TRUE
72 13	NC CLINK RESET L	==	TRUE	13 72	NC CLINK RESET L	==	TRUE

72 13	TP DP TBTSRC ML CP<3..0>	==	TRUE	28	NC DP TBTSRC ML CP<3..0>	==	TRUE
72 13	TP DP TBTSRC ML CN<3..0>	==	TRUE	28	NC DP TBTSRC ML CN<3..0>	==	TRUE
72 13	NC DP TBTSRC AUXCH CP	==	TRUE	28 72	NC DP TBTSRC AUXCH CP	==	TRUE
72 13	NC DP TBTSRC AUXCH CN	==	TRUE	28 72	NC DP TBTSRC AUXCH CN	==	TRUE

72 12	NC DP IG D AUXCHN	==	TRUE	12 72	NC DP IG D AUXCHN	==	TRUE
72 12	NC DP IG D AUXCHP	==	TRUE	12 72	NC DP IG D AUXCHP	==	TRUE

11 72 75	NC PCIE CLK100M GPUN	==	TRUE	11 72	NC PCIE CLK100M GPUN	==	TRUE
11 72 75	NC PCIE CLK100M GPUP	==	TRUE	11 72	NC PCIE CLK100M GPUP	==	TRUE
11 72 75	NC PCIE CLK100M PESN	==	TRUE	11 72	NC PCIE CLK100M PESN	==	TRUE
11 72 75	NC PCIE CLK100M PESP	==	TRUE	11 72	NC PCIE CLK100M PESP	==	TRUE
11 72 75	NC PCIE CLK100M ENETSDN	==	TRUE	11 72	NC PCIE CLK100M ENETSDN	==	TRUE
11 72 75	NC PCIE CLK100M ENETSDP	==	TRUE	11 72	NC PCIE CLK100M ENETSDP	==	TRUE
11 72 75	NC PCIE CLK100M ENETN	==	TRUE	11 72	NC PCIE CLK100M ENETN	==	TRUE
11 72 75	NC PCIE CLK100M ENETP	==	TRUE	11 72	NC PCIE CLK100M ENETP	==	TRUE
11 72 75	NC PCIE CLK100M PEGBN	==	TRUE	11 72	NC PCIE CLK100M PEGBN	==	TRUE
11 72 75	NC PCIE CLK100M PEGBP	==	TRUE	11 72	NC PCIE CLK100M PEGBP	==	TRUE
11 72 75	NC PCIE CLK100M SWN	==	TRUE	11 72	NC PCIE CLK100M SWN	==	TRUE
11 72 75	NC PCIE CLK100M SWP	==	TRUE	11 72	NC PCIE CLK100M SWP	==	TRUE

11 72	NC PCH GPIO64 CLKOUTFLEX0	==	TRUE	11 72	NC PCH GPIO64 CLKOUTFLEX0	==	TRUE
11 72	NC PCH GPIO65 CLKOUTFLEX1	==	TRUE	11 72	NC PCH GPIO65 CLKOUTFLEX1	==	TRUE
11 72	NC PCH GPIO66 CLKOUTFLEX2	==	TRUE	11 72	NC PCH GPIO66 CLKOUTFLEX2	==	TRUE
11 72	NC PCH GPIO67 CLKOUTFLEX3	==	TRUE	11 72	NC PCH GPIO67 CLKOUTFLEX3	==	TRUE

13 72 75	NC USB 4N	==	TRUE	13 72	NC USB 4N	==	TRUE
13 72 75	NC USB 4P	==	TRUE	13 72	NC USB 4P	==	TRUE

28 74	PCIE TBT R2D P<3..0>	==	TRUE
28 74	PCIE TBT R2D N<3..0>	==	TRUE
28 74	PCIE TBT D2R C P<3..0>	==	TRUE
28 74	PCIE TBT D2R C N<3..0>	==	TRUE

5 12 74	DMI S2N P<3..1>	==	TRUE
5 12 74	DMI S2N N<3..1>	==	TRUE
5 12 74	DMI N2S P<3..1>	==	TRUE
5 12 74	DMI N2S N<3..1>	==	TRUE

78 31 28	TBT A R2D C P<1>	==	TRUE	BEAD-PROBE	BPA535	NO_XNET_CONNECTION=TRUE
78 31 28	TBT A D2R P<1>	==	TRUE	BEAD-PROBE	BPA531	NO_XNET_CONNECTION=TRUE
78 31 28	TBT A D2R N<1>	==	TRUE	BEAD-PROBE	BPA532	NO_XNET_CONNECTION=TRUE

SYNC MASTER=J15 MLB		SYNC DATE=10/31/2012			
PAGE TITLE					
NC & No Test					
Apple Inc.		DRAWING NUMBER	SIZE		
		<SCH_NUM>	D		
		REVISION			
		<E4LABEL>			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 118		
II NOT TO REPRODUCE OR COPY IT		SHEET	72 OF 81		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



J15 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, P65BGA		MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules


Note: Outer dielectric is 0.058 mm nominal,
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL2, ISL5, ISL4, ISL7, ISL8, ISL11	0.101 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	110 OF 118
		SHEET	73 OF 81



CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_I7P	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_2SAME	*	=3X_DIELECTRIC	?	DMI_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
DMI_TXRX	*	=6X_DIELECTRIC	?	DMI_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKLK2N2S	*	=6X_DIELECTRIC	?	DMICKLK2N2S	TOP,BOTTOM	=10X_DIELECTRIC	?
DMICKLK2S2N	*	=3X_DIELECTRIC	?	DMICKLK2S2N	TOP,BOTTOM	=6X_DIELECTRIC	?
DMICKLK2OTHER	*	=4X_DIELECTRIC	?	DMICKLK2OTHER	TOP,BOTTOM	=4X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_*	=SAME	*	DMI_2SAME
DMI_N2S	DMI_S2N	*	DMI_TXRX
DMI_S2N	DMI_N2S	*	DMI_TXRX
CLK_DMI	DMI_N2S	*	DMICKLK2N2S
CLK_DMI	DMI_S2N	*	DMICKLK2S2N
CLK_DMI	*	*	DMICKLK2OTHER

PEG - SSD & TBT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_2SAME	*	=3X_DIELECTRIC	?	PEG_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PEG_TXRX	*	=6X_DIELECTRIC	?	PEG_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PEG_2OTHER	*	=4X_DIELECTRIC	?	PEG_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
PEG_2CLK	*	=7X_DIELECTRIC	?	PEG_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_*	=SAME	*	PEG_2SAME
PEG_R2D	PEG_D2R	*	PEG_TXRX
PEG_*	*	*	PEG_2OTHER
PEG_*	CLK_*	*	PEG_2CLK

DIGITAL VIDEO SIGNAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3x_DIELECTRIC	?	DP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHER	*	=4x_DIELECTRIC	?	DP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
HMICKLK_2CLK	*	=7x_DIELECTRIC	?	HMICKLK_2CLK	TOP,BOTTOM	=10x_DIELECTRIC	?
HMICKLK_2DP	*	=4x_DIELECTRIC	?	HMICKLK_2DP	TOP,BOTTOM	=6x_DIELECTRIC	?
HMICKLK_2OTHER	*	=7x_DIELECTRIC	?	HMICKLK_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	*	*	DP_2OTHER
HDMI_CLK	CLK_*	*	HMICKLK_2CLK
HDMI_CLK	DISPLAYPORT	*	HMICKLK_2DP
HDMI_CLK	*	*	HMICKLK_2OTHER

DisplayPort/TMDs intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.

DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.

SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

MAX LENGTH OF DISPLAYPORT/TMDs TRACES: 13 INCHES.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N P<3:0>	5 12 72
DMI_S2N	CPU_85D	DMI_S2N	DMI_S2N N<3:0>	5 12 72
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S P<3:0>	5 12 72
DMI_N2S	CPU_85D	DMI_N2S	DMI_N2S N<3:0>	5 12 72
FDI_INT	CPU_50S	CPU_AGTL	FDI INT	5 12
FDI_CSVMC	CPU_50S	CPU_AGTL	FDI CSVMC	5 12
DMI_CLK	CPU_85D	CLK_DMI	DMI CLK100M CPU P	4 11
DMI_CLK	CPU_85D	CLK_DMI	DMI CLK100M CPU N	4 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLREF N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLREF P	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLSS N	6 11
CPU_CLK135_PLL	CPU_85D	CLK_PCIE	CPU CLK135M DPLLSS P	6 11
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU EDP RCOMP	5
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU PEG RCOMP	5
CPU_CFG	CPU_45S	CPU_I7P	CPU CFG<19..0>	6 18 71
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MP	11 72
XDP_CLK_BCH	CLK_PCIE_85D	CLK_PCIE	NC ITPXDP CLK100MN	11 72
XDP_TDI	CPU_45S	CPU_I7P	XDP CPU TDI	6 18 71
XDP_TDO	CPU_45S	CPU_I7P	XDP CPU TDO	6 18 71
XDP_TMS	CPU_45S	CPU_I7P	XDP CPU TMS	6 18 71
XDP_TCK	CPU_45S	CPU_I7P	XDP CPU TCK	6 18 71
XDP_TRST_L	CPU_45S	CPU_I7P	XDP CRUPCH TRST_L	6 18 71
XDP_BPM	CPU_45S	CPU_I7P	XDP BPM L<3..0>	6 18
XDP_BPM_L	CPU_45S	CPU_I7P	XDP BPM L<7..4>	6 18
XDP_DBRESET_L	CPU_45S	CPU_I7P	XDP DBRESET_L	6 18 19
XDP_PRDY_L	CPU_45S	CPU_I7P	XDP CPU PRDY_L	6 18 71
XDP_PREQ_L	CPU_45S	CPU_I7P	XDP CPU PREQ_L	6 18 71
CPU_CATERR_L	CPU_45S	CPU_AGTL	CPU CATERR_L	6 41
CPU_PECI	CPU_45S	CPU_VID	CPU Peci	6 14 42
CPU_PROCHOT_L	CPU_45S	CPU_AGTL	CPU PROCHOT_L	6 41 42 58
CPU_PWRGD	CPU_45S	CPU_AGTL	CPU PWRGD	6 14 18
PM_THRMTRIP_L	CPU_45S	CPU_SMII	PM THRMTRIP_L	6 14 42
PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM MEM PWRGD	6 12 21
PM_SYNC	CPU_45S	CPU_AGTL	PM SYNC	6 12
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<2..0>	6
CPU_VID	CPU_45S	CPU_VID	CPU VIDSOUT	8 58
CPU_VID	CPU_45S	CPU_VID	CPU VIDCLK	8 58
CPU_VID	CPU_45S	CPU_VID	CPU VIDALERT_L	8 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	8 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	9 58
CPU_MEM_VREF		CPU_VREF	CPU DIMMA VREFDQ	7 22
CPU_MEM_VREF		CPU_VREF	CPU DIMMB VREFDQ	7 22
CPU_MEM_VREF		MEM_PWR	PP0V75 S3 MEM VREFDQ_A	22 23 24 70 77
CPU_MEM_VREF		CPU_VREF	PP0V75 S3 MEM VREFDQ_B	22 25 26 70
CPU_MEM_VREF		MEM_PWR	PP0V75 S3 MEM VREFCA_A	22 23 24 70 77
CPU_MEM_VREF		CPU_VREF	PP0V75 S3 MEM VREFCA_B	22 25 26 70
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE TBT D2R P<3..0>	5 28 70
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE TBT D2R N<3..0>	5 28 70
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE TBT D2R C P<3..0>	28 72
PEG_D2R_TBT	CPU_85D	PEG_D2R	PCIE TBT D2R C N<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT R2D P<3..0>	28 72
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT R2D C P<3..0>	5 28 70
PEG_R2D_TBT	CPU_85D	PEG_R2D	PCIE TBT R2D C N<3..0>	5 28 70

DP AUX NET PROPERTIES



































































ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML C P<3..0>	5 67 70
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML C N<3..0>	5 67 70
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML P<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML N<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML F N<3..0>	67
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML F P<3..0>	67
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML P<3..0>	67 71 74
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP INT ML N<3..0>	67 71 74
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP INT AUXCH C P	5 67 70
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP INT AUXCH C N	5 67 70
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP INT AUX P	67 71
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP INT AUX N	67 71

DP / HDMI NET PROPERTIES






ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI DATA P<2..0>	68 70 71
HDMI_DATA	DP_85D	DISPLAYPORT	HDMI DATA N<2..0>	68 70 71
HDMI_CLK	DP_85D	HDMI_CLK	HDMI CLK P	5 68 70 71
HDMI_CLK	DP_85D	HDMI_CLK	HDMI CLK N	5 68 70 71
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>	5 28 70
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>	5 28 70
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>	28
DP_TBT_ML0	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>	28
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>	5 28 70
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>	5 28 70
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>	28
DP_TBT_ML1	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>	28
TBTSNK0_AUXCH	DP_85D		DP TBTSNK0 AUXCH P	28
TBTSNK0_AUXCH	DP_85D		DP TBTSNK0 AUXCH N	28
TBTSNK0_AUXCH	DP_85D		DP TBTSNK0 AUXCH C P	12 28 70
TBTSNK0_AUXCH	DP_85D		DP TBTSNK0 AUXCH C N	12 28 70
TBTSNK1_AUXCH	DP_85D		DP TBTSNK1 AUXCH P	28
TBTSNK1_AUXCH	DP_85D		DP TBTSNK1 AUXCH N	28
TBTSNK1_AUXCH	DP_85D		DP TBTSNK1 AUXCH C P	12 28 70
TBTSNK1_AUXCH	DP_85D		DP TBTSNK1 AUXCH C N	12 28 70

PAGE TITLE		PAGE NUMBER	
CPU Constraints		<SCH_NUM>	
Apple Inc.		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		111 OF 118	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		74 OF 81	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PCH Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	SATA_R5D	SATA_R2D	NC SATA A R2D_CP 11 72
	SATA_R5D	SATA_R2D	NC SATA A R2D_CN 11 72
	SATA_R5D	SATA_D2R	NC SATA A D2RP 11 72
	SATA_R5D	SATA_D2R	NC SATA A D2RN 11 72
	SATA_R5D	SATA_R2D	NC SATA B R2D_CP 11 72
	SATA_R5D	SATA_R2D	NC SATA B R2D_CN 11 72
	SATA_R5D	SATA_D2R	NC SATA B D2RP 11 72
	SATA_R5D	SATA_D2R	NC SATA B D2RN 11 72
	PCH_SATA_RCOMP	SATA_45SE	SATA_RCOMP PCH SATA RCOMP 11
	USB_EXTN	USB_85D	USB USB_EXTN_P 13 38
	USB_EXTN	USB_85D	USB USB_EXTN_N 13 38
	USB_EXTN	USB_85D	USB USB_EXTN_MUXED_P 38
	USB_EXTN	USB_85D	USB USB_EXTN_MUXED_N 38
	USB_EXTN	USB_85D	USB USB_EXTN_LTI_P 38
	USB_EXTN	USB_85D	USB USB_EXTN_LTI_N 38
	USB_NC	USB_85D	NC USB_EXTCP 13 72
	USB_NC	USB_85D	NC USB_EXTCN 13 72
	USB_NC	USB_85D	NC USB_SDP 13 72
	USB_NC	USB_85D	NC USB_SDN 13 72
	CPU_45S	CPU_ITP	SMC_DEBUGPRT_RX_L 38 41 42
	CPU_45S	CPU_ITP	SMC_DEBUGPRT_TX_L 38 41 42
	USB_SMC	USB_85D	NC USB_SMCP 72
	USB_SMC	USB_85D	NC USB_SMCN 72
	USB_NC	USB_85D	NC USB_6P 13 72
	USB_NC	USB_85D	NC USB_6N 13 72
	USB_NC	USB_85D	NC USB_7P 13 72
	USB_NC	USB_85D	NC USB_7N 13 72
	USB_EXTB	USB_85D	USB USB_EXTB_P 13 68 71
	USB_EXTB	USB_85D	USB USB_EXTB_N 13 68 71
	USB_NC	USB_85D	NC USB_EXTDP 13 72
	USB_NC	USB_85D	NC USB_EXTDN 13 72
	USB_BT	USB_85D	USB BT_P 13 34
	USB_BT	USB_85D	USB BT_N 13 34
	USB_BT	USB_85D	USB BT_CONN_P 34 71
	USB_BT	USB_85D	USB BT_CONN_N 34 71
	USB_NC	USB_85D	NC USB_IRP 13 72
	USB_NC	USB_85D	NC USB_IRN 13 72
	USB_TPAD	USB_85D	USB TPAD_P 13 39
	USB_TPAD	USB_85D	USB TPAD_N 13 39
	USB_TPAD	USB_85D	USB TPAD_R_P 39
	USB_TPAD	USB_85D	USB TPAD_R_N 39
	PCH_USB_RBIAS	PCH_USB_RBIAS	PCH USB_RBIAS 13
	USB3_EXTN	USB_85D	USB3 USB3_EXTN_D2R_P 13 38
	USB3_EXTN	USB_85D	USB3 USB3_EXTN_D2R_N 13 38
	USB3_EXTN	USB_85D	USB3 USB3_EXTN_D2R_C_P 13 38
	USB3_EXTN	USB_85D	USB3 USB3_EXTN_D2R_C_N 13 38
	USB3_EXTN	USB_85D	USB3 USB3_EXTN_R2D_P 38
	USB3_EXTN	USB_85D	USB3 USB3_EXTN_R2D_N 38
	USB3_EXTN	USB_85D	USB3 USB3_EXTN_R2D_C_P 13 38
	USB3_EXTN	USB_85D	USB3 USB3_EXTN_R2D_C_N 13 38
	USB3_EXTB	USB_85D	USB3 USB3_EXTB_D2R_P 13 68 71
	USB3_EXTB	USB_85D	USB3 USB3_EXTB_D2R_N 13 68 71
	USB3_EXTB	USB_85D	USB3 USB3_EXTB_D2R_C_P 68 71
	USB3_EXTB	USB_85D	USB3 USB3_EXTB_D2R_C_N 68 71
	USB3_EXTB	USB_85D	USB3 USB3_EXTB_R2D_P 13 68
	USB3_EXTB	USB_85D	USB3 USB3_EXTB_R2D_N 13 68
	USB3_EXTB	USB_85D	USB3 USB3_EXTB_R2D_C_P 13 68
	USB3_EXTB	USB_85D	USB3 USB3_EXTB_R2D_C_N 13 68
	NC_USB3	USB_85D	NC USB3_EXTC_D2RP 13 72
	NC_USB3	USB_85D	NC USB3_EXTC_D2RN 13 72
	NC_USB3	USB_85D	NC USB3_EXTC_R2D_CP 13 72
	NC_USB3	USB_85D	NC USB3_EXTC_R2D_CN 13 72
	NC_USB3	USB_85D	NC USB3_EXTD_D2RP 13 72
	NC_USB3	USB_85D	NC USB3_EXTD_D2RN 13 72
	NC_USB3	USB_85D	NC USB3_EXTD_R2D_CP 13 72
	NC_USB3	USB_85D	NC USB3_EXTD_R2D_CN 13 72

Clock Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
	SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW SYSCLK_CLK32K_RTC 11 19
	SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M SYSCLK_CLK25M_SB 11 19
	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M SYSCLK_CLK25M_CAMERA 19 37
	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M SYSCLK_CLK25M_TBT 19 28
	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M SYSCLK_CLK25M_TBT_R 28

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?
SATA_RCOMP	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
SATA_RCOMP	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	=SAME	*	SATA_2SAME
SATA_R2D	SATA_D2R	*	SATA_TXRX
SATA_*	*	*	SATA_2OTHER

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?
USB_RBIAS	*	=6X_DIELECTRIC	?
BT_WAKE	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIAS	TOP,BOTTOM	=10X_DIELECTRIC	?
BT_WAKE	TOP,BOTTOM	=6X_DIELECTRIC	?

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	=SAME	*	USB3_2SAME
USB3_R2D	USB3_D2R	*	USB3_TXRX
USB3_*	*	*	USB3_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.
NOTE: Latest Intel DG calls out 50ohms SE for sys clocks

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	112 OF 118
		SHEET	75 OF 81



LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_SE	*	=2x_DIELECTRIC	?

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_2SAME	*	=2X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?
PCIE_2OTHER	*	=4X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?
PCIECLK_2OTHER	*	=7X_DIELECTRIC	?


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_R2D	PCIE_D2R	*	PCIE_TXRX
PCIE_*	*	*	PCIE_2OTHER
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_2OTHER

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
LPC_AD	LPC_45S	LPC	LPC AD<3..0>
	LPC_45S	LPC	LPC FRAME L
	LPC_45S	LPC	LPCPLUS RESET L
SMBUS_PCH_CLK	SMB_45S	SMB	SMBUS PCH CLK
	SMB_45S	SMB	SMBUS PCH DATA
	SMB_45S	SMB	SML PCH 0 CLK
SMBUS_PCH_0_DATA	SMB_45S	SMB	SML PCH 0 DATA
	SMB_45S	SMB	SML PCH 1 CLK
	SMB_45S	SMB	SML PCH 1 DATA
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT CLK
	HDA_45S	HDA	HDA BIT CLK R
	HDA_45S	HDA	HDA SYNC
HDA_SYNC	HDA_45S	HDA	HDA SYNC R
	HDA_45S	HDA	HDA RST R L
	HDA_45S	HDA	HDA RST L
HDA_RST_L	HDA_45S	HDA	HDA SDIN0
	HDA_45S	HDA	CS4208 HDA SDOUT0 R
	HDA_45S	HDA	HDA SDOUT
SPT_CLK	SPT_45S	SPT	SPI CLK R
	SPT_45S	SPT	SPI CLK
	SPT_45S	SPT	SPI MOSI R
SPT_MOST	SPT_45S	SPT	SPI MOSI
	SPT_45S	SPT	SPI MISO
	SPT_45S	SPT	SPI CS0 R L
SPT_MISO	SPT_45S	SPT	SPI CS0 L
	SPT_45S	SPT	
	SPT_45S	SPT	
USB3_SD_R2D	USB3_85D	USB3_R2D	USB3 SD R2D C P
	USB3_85D	USB3_R2D	USB3 SD R2D C N
	USB3_85D	USB3_D2R	USB3 SD D2R P
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D P
	PCIE_85D	PCIE_R2D	PCIE AP R2D N
	PCIE_85D	PCIE_R2D	PCIE AP R2D C P
PCIE_AP_R2D	PCIE_85D	PCIE_R2D	PCIE AP R2D C N
	PCIE_85D	PCIE_R2D	PCIE AP R2D PI P
	PCIE_85D	PCIE_R2D	PCIE AP R2D PI N
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R P
	PCIE_85D	PCIE_D2R	PCIE AP D2R N
	PCIE_85D	PCIE_D2R	PCIE AP D2R PI P
PCIE_AP_D2R	PCIE_85D	PCIE_D2R	PCIE AP D2R PI N
	PCIE_85D	PCIE_D2R	
	PCIE_85D	PCIE_D2R	
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D P
	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D N
	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C P
PCIE_CAMERA_R2D	PCIE_85D	PCIE_R2D	PCIE CAMERA R2D C N
	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R P
	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R N
PCIE_CAMERA_D2R	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C P
	PCIE_85D	PCIE_D2R	PCIE CAMERA D2R C N
	PCIE_85D	PCIE_D2R	
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC R
	CLK_LPC_45S	CLK_LPC	LPC CLK33M SMC
	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS
CLK_LPC_45S	CLK_LPC_45S	CLK_LPC	LPC CLK33M LPCPLUS R
	CLK_LPC_45S	CLK_PCIE	PCH CLK33M PCIIN
	CLK_LPC_45S	CLK_PCIE	PCH CLK14P3M REFCLK
PCIE_CLK100M	PCIE_85D	CLK_PCIE	PCH CLK33M PCIOUT
	PCIE_85D	CLK_PCIE	PCIE CLK100M PCH P
	PCIE_85D	CLK_PCIE	PCIE CLK100M PCH N
PCIE_CLK100M_PCH	PCIE_85D	CLK_PCIE	PCIE CLK100M TBT P
	PCIE_85D	CLK_PCIE	PCIE CLK100M TBT N
	PCIE_85D	CLK_PCIE	PCH CLK96M DOT P
PCIE_CLK100M_TBT	PCIE_85D	CLK_PCIE	PCH CLK96M DOT N
	PCIE_85D	CLK_PCIE	PCH CLK100M SATA P
	PCIE_85D	CLK_PCIE	PCH CLK100M SATA N
PCIE_CLK100M_DOT	PCIE_85D	CLK_PCIE	PCIE CLK100M SD P
	PCIE_85D	CLK_PCIE	PCIE CLK100M SD N
	PCIE_85D	CLK_PCIE	PCIE CLK100M AP P
PCIE_CLK100M_SATA	PCIE_85D	CLK_PCIE	PCIE CLK100M AP N
	PCIE_85D	CLK_PCIE	PCIE CLK100M AP CONN P
	PCIE_85D	CLK_PCIE	PCIE CLK100M AP CONN N
PCIE_CLK100M_ENET	PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA P
	PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA N
	PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA C P
PCIE_CLK100M_CAMERA	PCIE_85D	CLK_PCIE	PCIE CLK100M CAMERA C N
	PCIE_85D	CLK_PCIE	
	PCIE_85D	CLK_PCIE	
PCIE_CLK100M_FW	PCIE_85D	CLK_PCIE	PCIE CLK100M SSD P
	PCIE_85D	CLK_PCIE	PCIE CLK100M SSD N
	PCIE_85D	CLK_PCIE	

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
PCH_PM_NET	PCH_45S	PCH_SE	PCH INTRUDER L
	PCH_45S	PCH_SE	PCH INTVRMEN L
	PCH_45S	PCH_SE	PCH DSWVRMEN
PCH_PM_NET	PCH_45S	PCH_SE	PCH SRTORST L
	PCH_45S	PCH_SE	PM RSMRST L
	PCH_45S	PCH_SE	PM SYSRST L
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH PWROK
	PCH_45S	PCH_SE	PM PCH PWROK
	PCH_45S	PCH_SE	PM DSW PWROK
PCH_PM_NET	PCH_45S	PCH_SE	PM PCH SYS PWROK
	PCH_45S	PCH_SE	PM PWRBTN L
	PCH_45S	PCH_SE	PM THRMTRIP L R
PCH_PCH_WAKE	PCH_45S	PCH_SE	PCIE WAKE L
	PCH_45S	PCH_SE	PCIE RCIN L
	PCH_45S	PCH_SE	
PCIE_D2R_SSD	PCIE_85D	PCIE_D2R	PCIE SSD D2R P<3..0>
	PCIE_85D	PCIE_D2R	PCIE SSD D2R N<3..0>
	PCIE_85D	PCIE_D2R	PCIE SSD R2D C P<3..0>
PCIE_R2D_SSD	PCIE_85D	PCIE_R2D	PCIE SSD R2D C N<3..0>
	PCIE_85D	PCIE_R2D	PCIE SSD R2D P<3..0>
	PCIE_85D	PCIE_R2D	PCIE SSD R2D N<3..0>

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
PCH Constraints 2			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	
		113 OF 118	
		SHEET	
		76 OF 81	



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTRL	*	=2x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTRL2CTRL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair

DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.

DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].

CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.

CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.

A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.

DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.

Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.

SOURCE: Double checked with Doc#486985 Chief River SFF Platform DG: Memory Down

SOURCE: Need to re-confirm CRW DG for memory down (Intel not yet provided)

Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK P<0>	7 23 27
	MEM_A_CLK0	MEM_72D	MEM_CLK	MEM A CLK N<0>	7 23 27
110D	MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK P<1>	7 24 27
110D	MEM_A_CLK1	MEM_72D	MEM_CLK	MEM A CLK N<1>	7 24 27
110D	MEM_A_CNTL0	MEM_40S	MEM_CTRL	MEM A CKE<0>	7 23 27
110D	MEM_A_CNTL1	MEM_40S	MEM_CTRL	MEM A CKE<1>	7 24 27
110D	MEM_A_CNTL0	MEM_40S	MEM_CTRL	MEM A CS L<0>	7 23 27
110D	MEM_A_CNTL1	MEM_40S	MEM_CTRL	MEM A CS L<1>	7 24 27
110D	MEM_A_CNTL0	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 23 27
110D	MEM_A_CNTL1	MEM_40S	MEM_CTRL	MEM A ODT<1>	7 24 27
	MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	7 23 24 27
	MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	7 23 24 27
	MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	7 23 24 27
	MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	7 23 24 27
	MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	7 23 24 27
	MEM_A_DATA_0	MEM_45S	MEM_A_DATA_0	MEM A DQ<7..0>	7 23 24
	MEM_A_DATA_1	MEM_45S	MEM_A_DATA_1	MEM A DQ<15..8>	7 23 24
	MEM_A_DATA_2	MEM_45S	MEM_A_DATA_2	MEM A DQ<23..16>	7 23 24
	MEM_A_DATA_3	MEM_45S	MEM_A_DATA_3	MEM A DQ<31..24>	7 23 24
	MEM_A_DATA_4	MEM_45S	MEM_A_DATA_4	MEM A DQ<39..32>	7 23 24
	MEM_A_DATA_5	MEM_45S	MEM_A_DATA_5	MEM A DQ<47..40>	7 23 24
	MEM_A_DATA_6	MEM_45S	MEM_A_DATA_6	MEM A DQ<55..48>	7 23 24
110D	MEM_A_DATA_7	MEM_45S	MEM_A_DATA_7	MEM A DQ<63..56>	7 23 24
110D	MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM A DQS P<0>	7 23 24
	MEM_A_DQS0	MEM_85D	MEM_A_DQS_0	MEM A DQS N<0>	7 23 24
	MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM A DQS P<1>	7 23 24
	MEM_A_DQS1	MEM_85D	MEM_A_DQS_1	MEM A DQS N<1>	7 23 24
	MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM A DQS P<2>	7 23 24
	MEM_A_DQS2	MEM_85D	MEM_A_DQS_2	MEM A DQS N<2>	7 23 24
	MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM A DQS P<3>	7 23 24
	MEM_A_DQS3	MEM_85D	MEM_A_DQS_3	MEM A DQS N<3>	7 23 24
	MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM A DQS P<4>	7 23 24
	MEM_A_DQS4	MEM_85D	MEM_A_DQS_4	MEM A DQS N<4>	7 23 24
	MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM A DQS P<5>	7 23 24
	MEM_A_DQS5	MEM_85D	MEM_A_DQS_5	MEM A DQS N<5>	7 23 24
110D	MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM A DQS P<6>	7 23 24
110D	MEM_A_DQS6	MEM_85D	MEM_A_DQS_6	MEM A DQS N<6>	7 23 24
110D	MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM A DQS P<7>	7 23 24
110D	MEM_A_DQS7	MEM_85D	MEM_A_DQS_7	MEM A DQS N<7>	7 23 24
	MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK P<0>	7 25 27
	MEM_B_CLK0	MEM_72D	MEM_CLK	MEM B CLK N<0>	7 25 27
110D	MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK P<1>	7 26 27
110D	MEM_B_CLK1	MEM_72D	MEM_CLK	MEM B CLK N<1>	7 26 27
110D	MEM_B_CNTL0	MEM_40S	MEM_CTRL	MEM B CKE<0>	7 25 27
110D	MEM_B_CNTL1	MEM_40S	MEM_CTRL	MEM B CKE<1>	7 26 27
110D	MEM_B_CNTL0	MEM_40S	MEM_CTRL	MEM B CS L<0>	7 25 27
110D	MEM_B_CNTL1	MEM_40S	MEM_CTRL	MEM B CS L<1>	7 26 27
110D	MEM_B_CNTL0	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 25 27
110D	MEM_B_CNTL1	MEM_40S	MEM_CTRL	MEM B ODT<1>	7 26 27
110D	MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	7 25 26 27
	MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	7 25 26 27
	MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	7 25 26 27
	MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	7 25 26 27
	MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	7 25 26 27
	MEM_B_DATA_0	MEM_45S	MEM_B_DATA_0	MEM B DQ<7..0>	7 25 26
	MEM_B_DATA_1	MEM_45S	MEM_B_DATA_1	MEM B DQ<15..8>	7 25 26
	MEM_B_DATA_2	MEM_45S	MEM_B_DATA_2	MEM B DQ<23..16>	7 25 26
	MEM_B_DATA_3	MEM_45S	MEM_B_DATA_3	MEM B DQ<31..24>	7 25 26
	MEM_B_DATA_4	MEM_45S	MEM_B_DATA_4	MEM B DQ<39..32>	7 25 26
	MEM_B_DATA_5	MEM_45S	MEM_B_DATA_5	MEM B DQ<47..40>	7 25 26
	MEM_B_DATA_6	MEM_45S	MEM_B_DATA_6	MEM B DQ<55..48>	7 25 26
	MEM_B_DATA_7	MEM_45S	MEM_B_DATA_7	MEM B DQ<63..56>	7 25 26
	MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM B DQS P<0>	7 25 26
	MEM_B_DQS0	MEM_85D	MEM_B_DQS_0	MEM B DQS N<0>	7 25 26
	MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM B DQS P<1>	7 25 26
	MEM_B_DQS1	MEM_85D	MEM_B_DQS_1	MEM B DQS N<1>	7 25 26
	MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM B DQS P<2>	7 25 26
	MEM_B_DQS2	MEM_85D	MEM_B_DQS_2	MEM B DQS N<2>	7 25 26
	MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM B DQS P<3>	7 25 26
	MEM_B_DQS3	MEM_85D	MEM_B_DQS_3	MEM B DQS N<3>	7 25 26
	MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM B DQS P<4>	7 25 26
	MEM_B_DQS4	MEM_85D	MEM_B_DQS_4	MEM B DQS N<4>	7 25 26
	MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM B DQS P<5>	7 25 26
	MEM_B_DQS5	MEM_85D	MEM_B_DQS_5	MEM B DQS N<5>	7 25 26
110D	MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM B DQS P<6>	7 25 26
110D	MEM_B_DQS6	MEM_85D	MEM_B_DQS_6	MEM B DQS N<6>	7 25 26
110D	MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM B DQS P<7>	7 25 26
110D	MEM_B_DQS7	MEM_85D	MEM_B_DQS_7	MEM B DQS N<7>	7 25 26
110D			MEM_PWR	PP0V75_S3 MEM VREFD0 A	22 23 24 70 74
110D			MEM_PWR	PP0V75_S3 MEM VREFCA A	22 23 24 70 74
110D			MEM_PWR	PP1V35_S3 MEM	23 24 25 26 46 69

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Memory Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		114 OF 118	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		77 OF 81	



DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

TBT_DP Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	*	=3X_DIELECTRIC	?
TBTDP_TXRX	*	=6X_DIELECTRIC	?
TBTDP_2OTHER	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
TBTDP_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
TBTDP_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_*	=SAME	*	TBTDP_2SAME
TBTDP_R2D	TBTDP_D2R	*	TBTDP_TXRX
TBTDP_*	*	*	TBTDP_2OTHER

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C P<1..0>	28 31 72
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D C N<1..0>	28 31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D P<1..0>	31
TBT_A_R2D	TBTDP_85D	TBTDP_R2D	TBT A R2D N<1..0>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTTPA ML C P<1>	28 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTTPA ML C N<1>	28 31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTTPA ML P<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTTPA ML N<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1>	31
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1>	31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTTPA ML C P<3>	28 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTTPA ML C N<3>	28 31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTTPA ML P<3>	31
DP_TBTPA_ML	DP_85D	DISPLAYPORT	DP TBTTPA ML N<3>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<0>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<0>	31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R P<0>	28 31
TBT_A_D2R0	TBTDP_85D	TBTDP_D2R	TBT A D2R N<0>	28 31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C P<1>	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R C N<1>	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R P<1>	28 31 72
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R N<1>	28 31 72
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC P	31
TBT_A_D2R1	TBTDP_85D	TBTDP_D2R	TBT A D2R1 AUXDDC N	31
TBT_A_AUXCH	DP_85D		DP TBTTPA AUXCH C P	28 31
TBT_A_AUXCH	DP_85D		DP TBTTPA AUXCH C N	28 31
TBT_A_AUXCH	DP_85D		DP TBTTPA AUXCH P	31
TBT_A_AUXCH	DP_85D		DP TBTTPA AUXCH N	31


TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C P<1..0>	28 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D C N<1..0>	28 32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D P<1..0>	32
TBT_B_R2D	TBTDP_85D	TBTDP_R2D	TBT B R2D N<1..0>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTTPB ML C P<1>	28 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTTPB ML C N<1>	28 32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTTPB ML P<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTTPB ML N<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1>	32
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1>	32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTTPB ML C P<3>	28 32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTTPB ML C N<3>	28 32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTTPB ML P<3>	32
DP_TBTPB_ML	DP_85D	DISPLAYPORT	DP TBTTPB ML N<3>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<0>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<0>	32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R P<0>	28 32
TBT_B_D2R0	TBTDP_85D	TBTDP_D2R	TBT B D2R N<0>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C P<1>	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R C N<1>	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R P<1>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R N<1>	28 32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC P	32
TBT_B_D2R1	TBTDP_85D	TBTDP_D2R	TBT B D2R1 AUXDDC N	32
TBT_B_AUXCH	DP_85D		DP TBTTPB AUXCH C P	28 32
TBT_B_AUXCH	DP_85D		DP TBTTPB AUXCH C N	28 32
TBT_B_AUXCH	DP_85D		DP TBTTPB AUXCH P	32
TBT_B_AUXCH	DP_85D		DP TBTTPB AUXCH N	32

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>	
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>	
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P	
DP_85D	DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N	
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK	28
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI	28
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO	28
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L	28

Only used on hosts supporting Thunderbolt video-in

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Thunderbolt Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	115 OF 118
		SHEET	
		78 OF 81	



Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
S2 MEM_CLK	S2 MEM_85D	S2 MEM_CLK	MEM CAM CLK P	36 37
S2 MEM_CLK	S2 MEM_85D	S2 MEM_CLK	MEM CAM CLK N	36 37
S2 MEM_CNTRL	S2 MEM_45S	S2 MEM_CNTRL	MEM CAM CKE	36 37
S2 MEM_CNTRL	S2 MEM_45S	S2 MEM_CNTRL	MEM CAM CS L	36 37
S2 MEM_CMD	S2 MEM_45S	S2 MEM_CNTRL	MEM CAM ODT	37
S2 MEM_CMD	S2 MEM_45S	S2 MEM_CNTRL	MEM CAM CAS L	36 37
S2 MEM_CMD	S2 MEM_45S	S2 MEM_CNTRL	MEM CAM RAS L	36 37
S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM CAM WE L	36 37
S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM CAM BA<0>	36 37
S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM CAM BA<1>	36 37
S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM CAM BA<2>	36 37
S2 MEM_DQS0	S2 MEM_85D	S2 MEM_DQS0	MEM CAM DQS P<0>	36 37
S2 MEM_DQS0	S2 MEM_85D	S2 MEM_DQS0	MEM CAM DQS N<0>	36 37
S2 MEM_DQS1	S2 MEM_85D	S2 MEM_DQS1	MEM CAM DQS P<1>	36 37
S2 MEM_DQS1	S2 MEM_85D	S2 MEM_DQS1	MEM CAM DQS N<1>	36 37
S2 MEM_DATA_0	S2 MEM_45S	S2 MEM_DATA0	MEM CAM DM<0>	36 37
S2 MEM_DATA_1	S2 MEM_45S	S2 MEM_DATA1	MEM CAM DM<1>	36 37
S2 MEM_A	S2 MEM_45S	S2 MEM_CMD	MEM CAM A<14..0>	36 37
S2 MEM_DATA_0	S2 MEM_45S	S2 MEM_DATA0	MEM CAM DQ<7..0>	36 37
S2 MEM_DATA_1	S2 MEM_45S	S2 MEM_DATA1	MEM CAM DQ<15..8>	36 37
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P	36 37
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N	36 37
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P	37 71
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N	37 71
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P	36 37
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N	36 37
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P	37 71
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N	37 71
PPIV35_CAM		S2 MEM_PWR	PPIV35_CAM	36 37
PPOV675_CAM_VREF		S2 MEM_PWR	PPOV675_CAM_VREF	36 37
PPOV675_MEM_CAM_VREFCA		S2 MEM_PWR	PPOV675_MEM_CAM_VREFCA	37
PPOV675_MEM_CAM_VREFDQ		S2 MEM_PWR	PPOV675_MEM_CAM_VREFDQ	37

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER	S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS*	*	*	S2MEM_2OTHER	S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA
S2_MEM_CMD	*	*	S2MEM_2OTHER				
S2_MEM_CTRL	*	*	S2MEM_2OTHER				
S2_MEM_CLK	*	*	S2MEM_2OTHER				
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF				
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD				
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL				
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL				
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM				

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

SYNC_MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	116 OF 118
		SHEET	79 OF 81



D

C

B

A

D

C

B


A

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	39 41 44 71
SMBUS_SMC_2_S3_SDA	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	39 41 44 71
SMBUS_SMC_1_S0_SCL	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	41 44 48
SMBUS_SMC_1_S0_SDA	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	41 44 48
SMBUS_SMC_0_S0_SCL	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	37 41 44 48 71
SMBUS_SMC_0_S0_SDA	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	37 41 44 48 71
SMBUS_SMC_5_SCL	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	41 44 56 57 71
SMBUS_SMC_5_SDA	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	41 44 56 57 71
SMBUS_SMC_3_SCL	SMB_45S	SMB	NC SMBUS_SMC_3_SCL	41 43
SMBUS_SMC_3_SDA	SMB_45S	SMB	NC SMBUS_SMC_3_SDA	41 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1T01_DIEFPAIR		CHGR_CSI_P	57
	1T01_DIEFPAIR		CHGR_CSI_N	57
CHGR_CSO	1T01_DIEFPAIR		CHGR_CSO_P	57
	1T01_DIEFPAIR		CHGR_CSO_N	57

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
PAGE TITLE			
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	<BRANCH>		
	PAGE		
	117 OF 118		
	SHEET		
	80 OF 81		



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1T01_50S	*	+1:1_DIFFPAIR	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR			+1:1_DIFFPAIR	+1:1_DIFFPAIR	+1:1_DIFFPAIR
AUDIODIFF	*	+1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
THERM_45S_CPUVRISNS1	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	0.2 MM	0.2 MM
THERM_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
SENSE_1T01_45S	*	+1:1_DIFFPAIR	+45_OHM_SE	+45_OHM_SE	+45_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2X_DIELECTRIC	?
THERM	*	+2X_DIELECTRIC	?
AUDIO	*	+2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P20M
CPU_VCCSENSE	GND	*	GND_P20M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P20M
GND	PCIE_*	*	GND_P20M
GND	SATA_*	*	GND_P20M
USB	GND	*	GND_P20M
CLK_PCIE	SB_POWER	*	PWR_P20M
SB_POWER	SATA_*	*	PWR_P20M
USB	SB_POWER	*	PWR_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_72D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_37S	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
MEM_85D	*	OVERWRITE	OVERWRITE	0.09 MM	100 MIL	OVERWRITE	OVERWRITE
PCIE_85D	*	OVERWRITE	OVERWRITE	0.09 MM	10 MM	OVERWRITE	OVERWRITE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
1T01_DIFFPAIR	*	1:1_DIFFPAIR

J15 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS CPUDDR P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS CPUDDR N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS CPU DDR R P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS CPU DDR R N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	CPUTHMSNS D2 P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	CPUTHMSNS D2 N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS LCD PANEL P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS LCD PANEL N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	DDR3THMSNS D1 P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	DDR3THMSNS D1 N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	FINTHMSNS D P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	FINTHMSNS D N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V35 MEM P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V35 MEM N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V35 MEM R P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V35 MEM R N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT R P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT R N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER5V P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER5V N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER3V3 P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER3V3 N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	PLV05 GPU PEX IOVDD SNS P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	PLV05 GPU PEX IOVDD SNS N
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR ISNS1 P
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR ISNS1 N
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR ISNS2 P
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR ISNS2 N
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR ISNS3 P
SENSE_DIFFPAIR	THERM_45S_CPUVRISNS1	THERM	CPUVR ISNS3 N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	CPUVR ISUM R P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	CPUVR ISUM R N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GFXIMVP ISNS1 P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GFXIMVP ISNS1 N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GFXIMVP ISNS1 P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	GFXIMVP ISNS1 N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	ISNS TBT N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	ISNS TBT P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	ISNS TBT R N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	ISNS TBT R P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS SSD P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS SSD N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS SSD R P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	ISNS SSD R N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	PLV05S0 CS P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	PLV05S0 CS N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	PLV05S0 SENSE P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	PLV05S0 SENSE N
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT THERMD P
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT THERMD N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	CHGR CSI R P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	CHGR CSI R N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	CHGR CSO R P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	CHGR CSO R N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS S2 P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS S2 N
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS S2 R P
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS S2 R N

J15 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
AUDIODIFF	AUDIODIFF	AUDIO	AUD SPKRAMP RSUBIN P
AUDIODIFF	AUDIODIFF	AUDIO	AUD SPKRAMP RSUBIN N
AUDIODIFF	AUDIODIFF	AUDIO	AUD SPKRAMP LSUBIN P
AUDIODIFF	AUDIODIFF	AUDIO	AUD SPKRAMP LSUBIN N
AUDIODIFF	AUDIODIFF	AUDIO	RSUBIN P
AUDIODIFF	AUDIODIFF	AUDIO	RSUBIN N
AUDIODIFF	AUDIODIFF	AUDIO	LSUBIN P
AUDIODIFF	AUDIODIFF	AUDIO	LSUBIN N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO2 R P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO2 R N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO2 L P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO2 L N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP RIN P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP RIN N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP LIN P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP LIN N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRAMP RIN P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRAMP RIN N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRAMP LIN P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRAMP LIN N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN SL OUT P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN SL OUT N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN SR OUT P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN SR OUT N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN L OUT P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN L OUT N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN R OUT P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN R OUT N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD MIC IN1 R P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD MIC IN1 R N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	CODEC HS MIC P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	CODEC HS MIC N
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD MIC IN1 L P
AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	AUD MIC IN1 L N
DIFFPAIR	DIFFPAIR	AUDIO	AUD HS MIC P
DIFFPAIR	DIFFPAIR	AUDIO	AUD HS MIC N
DIFFPAIR	DIFFPAIR	AUDIO	HS MIC P
DIFFPAIR	DIFFPAIR	AUDIO	HS MIC N
DIFFPAIR	DIFFPAIR	AUDIO	AUD CONN HS MIC P
DIFFPAIR	DIFFPAIR	AUDIO	AUD CONN HS MIC N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO3 R P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO3 R N
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO3 L P
AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD LO3 L N
SB_POWER			PP3V3 S5
SB_POWER			PP3V3 S0
SB_POWER			PP1V35 S3RS0 CPUDDR
GND			GND

SYNC MASTER=SIDLE J45		SYNC DATE=12/10/2012	
BASE TITLE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	118 OF 118
II NOT TO REPRODUCE OR COPY IT		SHEET	81 OF 81
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			